

Comparative Analysis of Silicon and MoS₂ based Tunnel Field-Effect Transistor

Priya Kaushal, Gargi Khanna


Cite as: Kaushal, P., & Khanna, G. (2023). Comparative Analysis of Silicon and MoS₂ based Tunnel Field-Effect Transistor. International Journal of Microsystems and IoT, 1(5), 320-325. <https://doi.org/10.5281/zenodo.10213127>



© 2023 The Author(s). Published by Indian Society for VLSI Education, Ranchi, India

Published online: 23 October 2023.




Submit your article to this journal: 




Article views: 



View related articles: 



View Crossmark data: 

DOI: <https://doi.org/10.5281/zenodo.10213127>

Full Terms & Conditions of access and use can be found at <https://ijmit.org/mission.php>



Comparative Analysis of Silicon and MoS₂ based Tunnel Field-Effect Transistor

Priya Kaushal¹, Gargi Khanna²

¹Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India
²Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India

ABSTRACT

Molybdenum Disulfide (MoS₂) is the area of attention due to its wide variety of potential in electrical and optoelectronic devices. High-performance transistors may use nanomaterials in the future. In this paper, we have reported a comparison study MoS₂ based TFET and Silicon-based tunnel field-effect transistor (TFET) structures with a channel length of 10 nm. The step structure has been used for both the device to increase the tunneling as the energy gap varies with the number of MoS₂ layers. In step structured devices, the MoS₂ based TFET has shown better V_{th}, Subthreshold Swing (SS), and I_{ON}/I_{OFF} ratio values that are 0.39V, 7.09 mV/decade and 10¹³, respectively. The comparison of two simulated devices has been done on based of transfer characteristics, energy band diagram, output characteristics, potential filed, electric field and BTBT rate.

KEYWORDS

Molybdenum Disulfide (MoS₂), Silicon; Step Structure; Tunnel Field-Effect Transistor (TFET)

1. INTRODUCTION

In the semiconductor industry, the transistor is the fundamental unit utilised to construct any electronic circuits and systems. The transistors can be divided into two categories: Bipolar Junction Transistor (BJT) [1] and Field-effect Transistor (FET) [2]. Moore's law says that the number of transistors will double every two years on electronic chips. This means that traditional transistors will get smaller so that high-performance, low-power devices can be made [3]. Traditional metal-oxide field-effect transistors (MOSFET) continue to shrink in size, causing the semiconductor industry to operate with 14nm technology for the next fifty years. When the gate voltage is turned off, a transistor with a small channel length begins to experience high current flow, which is known as off-state current. Off current and drain voltage create greater static power dissipation, which raises the temperature and reduces reliability. The two main causes of power dissipations in transistors are an increase in static power and current leakage. Short channel effects are problems that transistors encounter because of this power dissipation [4]. Scientists have invented novel devices including multi-gate transistors [4], ultrathin body (UTB) transistors [5], Fin-Field-Effect Transistors (FinFETs), and TFETs to reduce Short Channel effects (TFETs) [6]. A field-effect transistor with more than one gate is referred to as a multi-gate transistor. When the bulk transistor is reduced in size using 90nm technology to get better performance, researchers suggest new devices called UTB transistors. The subthreshold leakage current in UTB transistors can be reduced, however with technology below 45nm, the DIBL field fringe has been observed [7-8].

2-Dimensional (2D) materials can contribute significantly to the development of high-performance electronic devices [9]. The carriers have tremendous mobility because the 2D material is "quantum-confined" in the third dimension. They are used in transistors because of their high mobility, which is an attractive attribute to researchers. Crystalline and referred to as single-layer materials, 2D materials are made up of just one or a few atomic layers [9-10]. Strong covalent bonds exist between the atoms in a single atomic layer, whereas the van der Waals (vdWs) interaction across layers is low [11-14]. Graphene and Metal Dichalcogenide (MX₂) are the two materials that are currently attracting the attention of researchers due to their expanding properties in 2D materials [15]. Graphene nanoplates, nanosheets, and nano disks are a few examples of 2D materials made of carbon-based components [16-17].

An innovative Thickness Engineered Tunnel FET based on 2D materials was proposed by P. Kaushal et al. [18]. The device has been modified to increase I_{ON} current by using the effect of channel layer thickness change on bandgap. Also, the analog/RF parameters have been explored for the proposed device. Black phosphorus TFETs with thickness control for low power switches have been suggested by S. Kim et al [19]. Black phosphorus was used in this device for the source region as well as for channel region. To study the unique characteristic of MoS₂ material known as energy bandgaps that vary on layer thickness, F. W. Chen et al. [20] developed phosphorene, which is a 2D material, based Thickness Engineered TFET).

For the very first time, the comparison of the thickness engineered silicon based TFET and MoS₂ based TFET has been reported in this paper. In this article section II describes the specification of simulated devices. Results and performance analysis of the simulated device are presented in Section III based on the transfer and output characteristics, band diagram, potential field distribution, electric field distribution and band-to-band tunneling (BTBT) rate. Section IV discusses the conclusion of the article.

2. SPECIFICATION OF SIMULATED DEVICES

The 2D cross section view of Silicon based TFET and MoS₂ based TFET are illustrated in Fig. 1. First, the Atomistic Toolkit (ATK) Density Functional Theory (DFT) approach was used to perform first-principle [21]. The widths and concentrations of the carriers vary between the source and drain sections of the designs. The simulated devices have channel length of 10nm which is having two thickness values i.e., channel thickness of 15 nm from 20nm to 25nm and a channel width of 5 nm from 25nm to 30nm length, enabling thickness engineering along the channel. Doping concentrations were $1 \times 10^{20} \text{ cm}^{-3}$ for the source (P+ type) and $1 \times 10^{18} \text{ cm}^{-3}$ for the drain (N+ type). The concentration for channel doping is $1 \times 10^{12} \text{ cm}^{-3}$. Both top and bottom gates have been constructed using the HfO₂ material as the dielectric. Near the source end, 1 nm of oxide thickness is used. The use of HfO₂ as a gate dielectric material has improved coupling between the gate and tunnel junction, which is reflected in an increase in SS and ON current. Gate metal has been made from aluminum. Table 1 is a summary of all the device parameters for the simulated devices.




Fig. 1 2D cross section view of (a) Silicon based TFET, (b) MoS₂ based TFET.

Table. 1 Design parameters of simulated devices.

Design Parameters	Notation	Units	Si based TFET	MoS ₂ based TFET
Channel length	X_{ch}	nm	10	10
Source Length	X_s	nm	20	20
Drain Length	X_d	nm	20	20
Source width	Y_s	nm	15	15
Drain Width	Y_d	nm	5	5
Gate Work Function	Φ	eV	3.9	4.1
Channel thickness 1	$t_{ch,1}$	nm	15	15
Channel thickness 2	$t_{ch,2}$	nm	5	5
Channel Doping	N_{ch}	cm^{-3}	1×10^{12}	1×10^{12}
Source Doping (p-type)	N_s	cm^{-3}	1×10^{20}	1×10^{20}
Drain Doping (n-type)	N_d	cm^{-3}	1×10^{18}	1×10^{18}

3. RESULTS AND PERFORMANCE ANALYSIS

In the commercially available TCAD tool, the Silicon-based TFET and the MoS₂-based TFET are compared using 2D numerical simulations (ATLAS). The properties of both the silicon and MoS₂ material is mentioned in Table 2. Appropriate models have been called upon in the simulator to precisely recreate the device's properties. The Lombardi mobility (CVT) model is used in this work to take the impact of concentration and field dependent mobility into consideration. To consider carrier recombination, Shockley Read-Hall (SRH) is used. Band Gap Narrowing (BGN) is the model that is employed to activate the high concentration effect that occurs in the band gap. To account for variations in the characteristics of a strongly doped region, Fermi-Dirac statistics are used. In addition, a non-local BTBT model is employed to simulate the tunneling effect. To validate the performance benefits of the MoS₂-based device over the conventional.

Table. 2 Properties of Silicon and MoS₂ material

Parameter	Silicon [22]	MoS ₂ [23]
Bandgap (eV)	1.12	1.29
Electron Mobility (Cm^2/Vs)	1400	825
Hole Mobility (Cm^2/Vs)	450	155
Electron Mass	$0.98 m_e$	$0.47 m_e$
Hole Mass	$0.49 m_e$	$0.63 m_e$

The effect of the transfer characteristics for the two TFETs is shown on a logarithmic scale in Fig. 2. It is noted that MoS₂ based TFET produces greater value drain current i.e., $1.89 \times 10^{-6} \text{ A}/\mu\text{m}$. This is because the less scattering in 2D materials as compared to silicon material in the channel. MoS₂ material based TFET has obtained the threshold voltage (V_{th}), SS and I_{ON}/I_{OFF} ratio of value 0.39V, 7.09 mV/decade and 10^{13} , respectively. Additionally, the source-channel junction has an HfO₂ oxide layer, which improves gate coupling and raises the probability that the majority charge carrier will tunnel through

the junctions. Furthermore, with the high rate of charge carrier tunneling, MoS₂ based TFET has low ambipolar current as compared to Silicon based TFET.





Fig. 2 Transfer characteristics comparison of silicon based-TFET and MoS₂ based TFET.


Fig. 3(a) displays the energy band diagram in the OFF state ($V_{gs} = 0V$, $V_{ds} = 0V$). There is no energy band overlap, as a result, the electron is unable to tunnel from source region to channel region, turning the device off. The energy band diagram for the ON ($V_{gs} = 1V$, $V_{ds} = 1V$) state has been shown in Fig. 3(b). The tunneling width near the source and channel interface begins to decrease hence, the tunneling rate rises as the gate voltage rises. The figure shows that the MoS₂ based TFET has greater carrier tunneling because the tunneling width is smaller.

In Fig. 4, The output characteristics (I_d - V_{ds}) of two simulated devices with a 10nm channel length as determined by simulation analysis are shown. Observing the drain current of the device while holding V_{ds} constant and adjusting V_{gs} yielded the output characteristics. For the TFETs made of silicon, the characteristics at $V_{gs} = 0.5V$, $1V$, and $1.5V$ are shown in Fig. 5(a). For both the considered devices, the drain current has increased along with an increase in V_{gs} . The device using MoS₂ channel material has attained the drain current, which is around 10^{-5} A/m, as shown in Fig. 5 for $V_{gs} = 1.5V$. The drain current range for V_{gs} equal to $0.5V$ and $1V$ is 10^{-7} A/m and 10^{-6} A/m, respectively. For MoS₂ material based TFET the drain current gets saturation earlier than silicon-based device, which shows that the gate has a good electrostatic hold on the channel.

Fig. 5(a) shows the potential field diagram throughout length of the channel of the devices. In the TFET devices, steeper the potential at source channel interface i.e., started at 20nm of the device where channel started, the carrier tunneling is large. Fig. 5(b) shows the electric field diagrams for the two simulated TFET structures when they are turned ON. Since the tunnelling rate depends on the electric field, the stronger electric field causes a greater



band to (a)




(b)


Fig. 3 (a) Energy band profile at OFF-State i.e. $V_{gs}=0V$ and $V_{ds}=0V$ (b) Electric field profile at ON-State i.e. $V_{gs}=1V$, $V_{ds} = 1V$.

band tunnelling rate for electrons to tunnel. It is shown that the maximum overshoot of electric field, MoS₂ based TFET (4.49×10^6 V/ μ m) is larger than Silicon based TFET. Because the MoS₂ based TFET has a higher peak electric field, it has a higher drain current than a silicon based TFET.

Fig. 6 has shown the BTBT rate of the device. The BTBT rate refers to the rate at which the carrier transitions from source region to channel region. The MoS₂ based TFET has a greater BTBT rate, which indicates more charge carrier tunneling and therefore more current in the device, according to Fig. 6. Table 3 shows the comparative analysis of simulated devices with some references. The comparison based on SS , V_{th} , I_{OFF} and I_{ON} performance parameters.



(a)




(b)


Fig. 4 Output characteristics for (a) Silicon based TFET (b) MoS₂ based TFET at $V_{gs} = 0.5$ V, 1 V and 1.5 V.

4. CONCLUSION

To address the drawbacks of Silicon-based TFET, this research presents a TFET that is based on MoS₂ Channel material. The comparative analysis of the devices is shown by transfer characteristics, energy band diagram, output characteristics, potential field, electric field and BTBT rate. The proposed device employed combines benefits of both step-structured and energy gap variation with number of layers increases in MoS₂ material which result in low V_{th} , high I_{ON} in the order 10^{-6} A/ μ m with 7.09 mV/decade SS. In addition to it I_{ON}/I_{OFF} ratio in the order of 10^{13} . This makes a very promising device for digital circuit applications. These results prove that MoS₂ based TFET is suitable for low power electronic devices.



(a)



(b)

Fig. 5 (a) Potential Field and (b) Electric Field of simulated devices.




Fig. 6 Comparison of BTBT Rate.

Table. 3 Comparative Analysis

Device	SS (mV/decade)	V _{th} (V)	I _{OFF} (A/μm)	I _{ON} (A/μm)
MoS ₂ based TFET	13.59	0.391	3.45×10 ⁻¹⁹	1.89×10 ⁻⁰⁶
Silicon based TFET	22.07	0.43	1.99×10 ⁻¹⁸	8.09×10 ⁻⁰⁷
Ref [24]	36.88	0.29	3.79×10 ⁻¹³	2.95×10 ⁻⁰⁵
Ref [25]	52	-	1.165×10 ⁻¹⁷	2.08×10 ⁻⁰⁸
Ref [26]	-	-	~10 ⁻¹³	~10 ⁻⁷
Ref [27]	23.75	0.37	~10 ⁻¹⁷	~10 ⁻⁶
Ref [28]	-	-	6.59×10 ⁻¹³	3.18×10 ⁻⁰⁵
Ref [29]	-	-	6.15×10 ⁻¹⁵	3.12×10 ⁻⁰⁴
Ref [30]	-	-	3.12×10 ⁻¹¹	4.70×10 ⁻⁰⁵

REFERENCES

- Kosier, S. L., Schrimpf, R. D., Nowlin, R. N., Fleetwood, D. M., DeLaus, M., Pease, R. L., ... & Chai, F. (1993). Charge separation for bipolar transistors. *IEEE transactions on nuclear science*, 40(6), 1276-1285. <https://doi.org/10.1109/23.273541>
- Wann, C. H., Noda, K., Tanaka, T., Yoshida, M., & Hu, C. (1996). A comparative study of advanced MOSFET concepts. *IEEE Transactions on Electron Devices*, 43(10), 1742-1753. <https://doi.org/10.1109/16.536820>
- Yu, Z., Ong, Z. Y., Li, S., Xu, J. B., Zhang, G., Zhang, Y. W., ... & Wang, X. (2017). Analyzing the Carrier Mobility in Transition-Metal Dichalcogenide MoS₂ Field-Effect Transistors. *Advanced Functional Materials*, 27(19), 1604093. <https://doi.org/10.1002/adfm.201604093>
- Pourghaderi, M. A., Pham, A. T., Ilatikhameneh, H., Kim, J., Park, H. H., Jin, S., ... & Lee, K. H. (2017). Universality of Short-Channel Effects on Ultrascaled MOSFET Performance. *IEEE Electron Device Letters*, 39(2), 168-171. <https://doi.org/10.1109/LED.2017.2784099>
- Ferain, I., Colinge, C. A., & Colinge, J. P. (2011). Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors. *Nature*, 479(7373), 310-316. <https://doi.org/10.1038/nature10676>
- Walia, A., Kaushal, P., & Khanna, G. (2021). Impact of Temperature on the Performance of Tunnel Field Effect Transistor.
- Goma, P., & Rana, A. K. (2022). Analysis and evaluation of Si (1-x) Ge (x) pocket on sensitivity of a dual-material double-gate dopingless tunnel FET label-free biosensor. *Micro and Nanostructures*, 170, 207393. <https://doi.org/10.1016/j.micrna.2022.207393>
- Huang, X., Lee, W. C., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., ... & Subramanian, V. (2001). Sub-50nm P-channel FinFET. *IEEE Transactions on Electron Devices*, 48(5), 880-886. <https://doi.org/10.1109/16.918235>
- Ares, P., & Novoselov, K. S. (2022). Recent advances in graphene and other 2D materials. *Nano Materials Science*, 4(1), 3-9. <https://doi.org/10.1016/j.nanoms.2021.05.002>
- Wang, C., You, L., Cobden, D., & Wang, J. (2023). Towards two-dimensional van der Waals ferroelectrics. *Nature Materials*, 1-11. <https://doi.org/10.1038/s41563-022-01422-y>
- Kaushal, P., & Khanna, G. (2022). The role of 2-Dimensional materials for electronic devices. *Materials Science in Semiconductor Processing*, 143, 106546. <https://doi.org/10.1016/j.mssp.2022.106546>
- Y. Yan, J. Gong, J. Chen, Z. Zeng, W. Huang, K. Pu, P. Chen, Recent advances on graphene quantum dots: from chemistry and physics to applications, *Adv. Mater.* 31 (21) (2019) 1808283, <https://doi.org/10.1002/adma.201808283>.
- K. Ghosh, H. Rahaman, P. Bhattacharyya, Prediction and implementation of graphene and other two-dimensional material-based superconductors: a review, *IEEE Trans. Supercond.* 30 (2) (2019) 1-9. <https://doi.org/10.1109/TASC.2019.2954617>
- S. Ghosal, P. Bhattacharyya, Honeycomb texturing of hierarchical nanoflowers of WO₃ as an efficient route to improve repeatability and stability of room temperature vapor sensor, *IEEE Trans. Device Mater. Reliab.* 20 (1) (2019) 84-9. <https://doi.org/10.1109/TDMR.2019.2960932>
- Qin, B., Saeed, M. Z., Li, Q., Zhu, M., Feng, Y., Zhou, Z., ... & Duan, X. (2023). General low-temperature growth of two-dimensional nanosheets from layered and nonlayered materials. *Nature Communications*, 14(1), 304. <https://doi.org/10.1038/s41467-023-35983-6>
- Dhinakaran, V., Lavanya, M., Vigneswari, K., Ravichandran, M., & Vijayakumar, M. D. (2020). Review on exploration of graphene in diverse applications and its future horizon. *Materials Today: Proceedings*, 27, 824-828. <https://doi.org/10.1016/j.matpr.2019.12.369>
- Dabrowska, A., Bellucci, S., Cataldo, A., Micciulla, F., & Huczko, A. (2014). Nanocomposites of epoxy resin with graphene nanoplates and exfoliated graphite: Synthesis and electrical properties. *physica status solidi (b)*, 251(12), 2599-2602. <https://doi.org/10.1002/pssb.201451175>
- Kaushal, P., & Khanna, G. (2022). MoS₂ based Thickness Engineered Tunnel field-effect transistors for RF/analog applications. *Materials Science in Semiconductor Processing*, 151, 107016. <https://doi.org/10.1016/j.mssp.2022.107016>
- Kim, S., Myeong, G., Shin, W., Lim, H., Kim, B., Jin, T., ... & Cho, S. (2020). Thickness-controlled black phosphorus tunnel field-effect transistor for low-power switches. *Nature nanotechnology*, 15(3), 203-206. <https://doi.org/10.1038/s41565-019-0623-7>
- Chen, F. W., Ilatikhameneh, H., Ameen, T. A., Klimeck, G., & Rahman, R. (2016). Thickness engineered tunnel field-effect transistors based on phosphorene. *IEEE Electron Device Letters*, 38(1), 130-133. <https://doi.org/10.1109/LED.2016.2627538>
- Kaushal, P., Chaudhary, T., & Khanna, G. (2022). Effect of Tensile Strain on Performance Parameters of Different Structures of MoS₂ Monolayer. *Silicon*, 14(9), 4935-4943. <https://doi.org/10.1007/s12633-021-01256-4>
- Lamichhane, R. R., Ericsson, N., Frank, S., Britton, C., Marlino, L., Mantooth, A., ... & Cole, Z. (2014, June). A wide bandgap silicon carbide (SiC) gate driver for high-temperature and high-voltage applications. In 2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPSD) (pp. 414-417). IEEE. <https://doi.org/10.1109/ISPSD.2014.6856064>
- Huang, Y., Zhu, L., Zhao, Q., Guo, Y., Ren, Z., Bai, J., & Xu, X. (2017). Surface optical rectification from layered MoS₂ crystal by THz time-domain surface emission spectroscopy. *ACS applied materials & interfaces*, 9(5), 4956-4965. <https://doi.org/10.1021/acsami.6b13961>
- Gupta, A. K., & Raman, A. (2020). Performance analysis of electrostatic plasma-based dopingless nanotube TFET. *Applied Physics A*, 126(7), 1-10. <https://doi.org/10.1007/s00339-020-03736-7>
- Tiwari, S., & Saha, R. (2021). Methods to Reduce Ambipolar Current of Various TFET Structures: a Review. *Silicon*, 1-9. <https://doi.org/10.1007/s12633-021-01458-w>
- Singh, A., Khosla, M., & Raj, B. (2019). Design and analysis of dynamically configurable electrostatic doped carbon nanotube tunnel FET. *Microelectronics Journal*, 85, 17-24. <https://doi.org/10.1016/j.mejo.2019.02.001>
- Patel, J., Sharma, D., Yadav, S., Lemtur, A., & Suman, P. (2019). Performance improvement of nano wire TFET by hetero-dielectric and hetero-material: At device and circuit level. *Microelectronics Journal*, 85, 72-82. <https://doi.org/10.1016/j.mejo.2019.02.004>
- Balaji, B., Srinivasa Rao, K., Girija Sravani, K., Bindu Madhav, N. V., Chandras, K., & Jaswanth, B. (2022). Improved drain current characteristics of hfo₂/sio₂ dual material dual gate extension on drain side-tfet. *Silicon*, 14(18), 12567-12572. <https://doi.org/10.1007/s12633-022-01955-6>
- Tallapaneni, N. S., & Megala, V. (2022). Qualitative Analysis of Dual Material Gate (SiO₂/HfO₂) Underlapped on Drain Side TFET (DMGUD-TFET) Using Work Function Engineering. *Silicon*, 14(17), 11667-11673. <https://doi.org/10.1007/s12633-022-01890-6>
- Howldar, S., Balaji, B., & Srinivasa Rao, K. (2023). Design and Analysis of Hetero Dielectric Dual Material Gate Underlap Spacer Tunnel Field Effect Transistor. *International Journal of Engineering*, 36(12), 2137-2144. <https://doi.org/10.5829/IJE.2023.36.12C.01>



Priya Kaushal received BE degree in Electronics and Communication Engineering from PUSSGRC, Panjab University, Chandigarh, India in 2015. She received ME degree in Electronics and Communication Engineering from NITTTR, Chandigarh, India in 2017. She is currently pursuing her PhD degree at NIT Hamirpur, HP, India. Her research interests include modeling and simulation of 2D material-based devices.

Contributions: Data curation, Investigation, Resources, Writing-original draft, Writing-review & editing.

E-mail: Pkaushal2407@gmail.com



Gargi Khanna obtained her B.Tech. Degree in Electronics & Communication Engineering from REC Hamirpur, HP, India in 1997. She did her M.E. from PEC Chandigarh, India in 2002. She was awarded Ph.D. degree from NIT Hamirpur, HP, India in year 2012.

Gargi Khanna is working as Associate Professor in Electronics and Communication Engineering Department at NIT Hamirpur HP. Her area of research is Low Power VLSI Design and MEMS Design. Gargi Khanna is member of ISTE and IEEE. She has more than 30 research papers in international journal of repute and over 70 papers in national and international conferences. Presently Gargi Khanna is serving as Head of Electronics & Communication Engineering Department at NIT Hamirpur.

Contributions: Writing-review & editing, Visualization, Validation, Supervision, Resources.

E-mail: gargikhanna20@gmail.com