

Design and Analysis of a Low Power Current Starved VCO for ISM band Application

Nikhat Anjum, Vimal Kumar Singh Yadav, Vijay Nath

Cite as: Nikhat Anjum, Vimal Kumar Singh Yadav, & Vijay Nath. (2023). Design and Analysis of a Low Power Current Starved VCO for ISM band Application. International Journal of Microsystems and IoT, 1(2), 82–98. <https://doi.org/10.5281/zenodo.8288193>



© 2023 The Author(s). Published by Indian Society for VLSI Education, Ranchi, India



Published online: 24 Jul 2023.



Submit your article to this journal:



Article views:



View related articles:



View Crossmark data:



DOI: <https://doi.org/10.5281/zenodo.8288193>

Full Terms & Conditions of access and use can be found at <https://ijmit.org/mission.php>



Design and Analysis of a Low Power Current Starved VCO for ISM band Application

Nikhat Anjum¹, Vimal Kumar Singh Yadav², Vijay Nath¹

¹Department of Electronics and Communication Engineering, Birla Institute of Technology, Mesra, Ranchi, India.

²Department of Electronics and Communication Engineering, Motilal Nehru National Institute of Technology, Allahabad, Prayagraj, India.

ABSTRACT

This research paper explores the applications of current starved oscillators in the Industrial, Scientific, and Medical (ISM) band, specifically focusing on the frequency range of 2.4 GHz. Additionally, it examines the challenges and potential future developments in this field. The construction of a 3-stage, 5 stage and 7 stage current-starved CMOS VCO called the Ring oscillator. The size and power requirements of the suggested circuits are extremely low, and they work with wireless technology. The very low power supply 0.9 V is applied. As we vary control voltage its oscillation frequency is also varied. At 2.4 GHz oscillation frequency performance analysis of 3, 5 and 7 stage current starved oscillator is observed. The novelty of proposed work is its better tuning range 0.534 GHz to 11.036 GHz, 0.433 GHz to 6.43 GHz and 0.353 GHz to 4.59 GHz, low power consumption 0.250 mW, 0.254 mW and 0.256 mW and low voltage supply of 0.9 V of 3-stage, 5-stage and 7-stage current starved voltage-controlled oscillator respectively. Phase noise of the 3-Stage, 5-Stage, and 7-Stage CSVCOs at 2.419 GHz was measured at 1 MHz offset to be -75.91 dBC/Hz, -76.38 dBC/Hz, and -79.934 dBC/Hz respectively. PSS analysis found -85.946 dBm, -97.314 dBm and -105.1 dBm of 3, 5 and 7 stage CSVCO respectively at 2.4 GHz frequency. The fragrance of this CSVCO is its low power supply.

KEYWORDS

CSVCO; ISM; Low phase noise; Low power; PSS; Ring oscillator; VCO

1. INTRODUCTION

In the past few decades, wireless communication systems have rapidly evolved and have become an integral part of everyday life. Oscillators play a crucial role as they are the source of most of the communication signals at the receiver side used for the subsequent processing. Various types of oscillators, such as the voltage-controlled oscillator (VCO), are commonly employed in the industrial, scientific, and medical (ISM) band. The ISM band at 2.4 GHz has gained significant importance in wireless communication systems, particularly for applications such as Wi-Fi, Bluetooth, and Zigbee. Current starved oscillators offer several benefits, including low power consumption, high frequency stability, and easy integration. While VCOs offer the benefit of low cost, one of their primary drawbacks is their power consumption due to their high voltage swings. The miniaturization of communication devices demands an oscillator with low power consumption. To meet this requirement, the current starved voltage-controlled oscillator (CSVCO) was proposed. A decrease in frequency is seen as more delay stages are used, however this is accompanied by an increase in generated bias current and power consumption [1]-[2]. Scaling CMOS technology at the 45 nm node and down to fulfil the demands for power, speed, and packing density has continued to be fueled by MOORE'S law [3].

To produce a sinusoidal output signal, each oscillator is made up of an odd number of multi-stage inverters. Only the stages of the delay cell and the voltage supply affect the RO's (Ring Oscillator) output frequency. MOSFETs that are externally biased control the rise and fall times of the cell in the CSVCO. Therefore, one can vary the current supplied to the delay stage by adjusting the size of the MOSFETs, which leads to a decrease in output power and a wider tuning frequency range [4]. The sum of each inverter's stage count and delay gives rise to the oscillator's period. The current, capacitance, and inverter delay can all be controlled. Although capacitance can be changed to see frequency changes with changing transistor length, the current application only supports one stable single channel length, thus the inverter current is changed [5]. The normal range of a linear designed VCO is in GHz [6].

There are two types of Voltage-Controlled Oscillators (VCOs), LC oscillator and ring oscillator. To make sure the Barkhausen conditions are met and to make up for the energy losses of the passive components at each oscillation cycle, LC resonators use a negative resistance component. Low phase noise is a characteristic of these oscillators. They cost money to embed into the chip and take up a significant amount of space. The adjustable ring oscillators make up the other class of VCOs.

Due to the ease with which they may be scaled and integrated in comparison to their competitor, their smaller footprint is appealing [7]. In this paper we have designed CMOS ring oscillator, 3-stage, 5-stage, 7-stage current starved voltage-controlled oscillator by using cadence virtuoso gpd045nm CMOS technology.

We give a quick overview of the CMOS ring oscillator design in Section 2. Section 3 presents the design concept for 3-stage, 5-stage, and 7-stage current starved ring VCOs. Section 4 presents the results of simulations, and Section 5 wraps up this paper's findings.

2. CMOS RING OSCILLATOR

An oscillator is an amplifier with a signal source of its own. An oscillator's principal function is to produce a predetermined waveform at a consistent peak amplitude, at a predetermined frequency, and to hold it within predetermined amplitude and frequency bounds. The simplest CMOS ring oscillators use a chain of odd numbers of single ended inverters [8]. The output of the N^{th} stage is fed back into the input of the first stage. There are no stable operating point exits because of the odd number of inversions in the ring oscillator [9]. The oscillation must satisfy the barkhausen criterion and each stage must add $180^\circ/N$ phase. Figure 1 (a) depicts the block diagram of an N-stage ($N = \text{odd}, >1$) ring VCO, Figure 1 (b), shows CMOS Inverter based ring oscillator.




Fig. 1 (a) N stage inverter-based Ring oscillator [10, 36].




Fig. 1 (b) CMOS Inverter based Ring oscillator [5]

The period of the ring oscillator is determined by the propagation time (t_d) of the signal transition over the entire chain [11]. Which is given by equation (1) as

$$T = 2 * N * t_d \quad (1)$$

N stands for the chain's total number of inverters (delay stages).

A full cycle necessitates transitions from low to high and from high to low, which leads to factor 2. Only for the conditions $2Nt_d \gg t_r + t_f$ where t_r and t_f are the rising and fall time periods, is equation (1) true. Consequently, the oscillation frequency can be written as like equation (2)

$$f_o = \frac{1}{T} = \frac{1}{2 * N * t_d} \quad (2)$$

Therefore, by adjusting each stage's time delay, an N-stage ring oscillator's oscillation frequency can be adjusted [12-14].

3. CURRENT STARVED RING VCO

The current-starved oscillator is a well-liked oscillator among conventional voltage-controlled oscillators (VCOs) in various applications [15]. Figure 2 depicts the current-starved oscillator. It functions in a manner akin to the ring oscillator. While MOSFETs P1 and N1 function as current sources, MOSFETs P2 and N0 act as an inverter. The current available to the inverter P2 and N0 is constrained by the current sources IDP1 and IDN1, which are equal to I_D . Because of the input control voltage, MOSFETs P0 and N2 have identical drain currents. Each inverter current source stage mirrors the currents in P0 and N2 [16]. Controlling is an important component of every system or equipment [19]. Seven inverters, PUN, and PDN cascaded together when constructing the CS-VCO architecture [20]. The PDN network is created using NMOS transistors, while the PUN network is composed of PMOS-

connected load [21]-[25]. One switch, VC, has been integrated into the NMOS transistor's gate to control the frequency. The controlled voltage V fluctuates between 0.3 and 1.2 V, while the Power Supply voltage is 0.9V. Design parameters are given in Table. 1. Figure 2 depicts the schematic diagram for the N-Stage CS-VCO.

Table. 1 Design Parameters of CSVCO

Parameter	Value
Current source PMOS width	3.96 μm
Current source NMOS width	1.98 μm
PMOS width in Inverter	960 nm
NMOS width in Inverter	460 nm




Fig.2 N- stage CSVCO [11]




Fig.3 3-stage CSVCO




Fig.4 5-stage CSVCO




Fig.5 7- stage current starved VCO




Fig.6 5- Stage CSVCO Symbol Schematic

The frequency of oscillation for N stage current starved

voltage-controlled oscillator (CSVCO) is represented [26]

as:

$$f_o = \frac{1}{T} = \frac{1}{2 \cdot N \cdot t_d} \quad (2)$$

Where f_o is the frequency of oscillation of CSVCO. Total capacitance of CSVCO can be determined by the [27]-[30] following equation (3), equation (4), equation (5)

$$C_{tot} = C_{out} + C_{in} \quad (3)$$

$$C_{tot} = C_{ox}(A_p + A_n) + \frac{3}{2}C_{ox}(A_p + A_n) \quad (4)$$

$$C_{tot} = \frac{5}{2}C_{ox}(A_p + A_n) \quad (5)$$

Where: $A_n = W_n \cdot L_n$, $A_p = W_p \cdot L_p$


C_{ox} = oxide capacitance

L_p, L_n are channel lengths and W_p, W_n are channel widths and A_p, A_n are cross sectional areas of the PMOS and NMOS


transistors respectively [37-39].

4. Simulation and Result Discussion


Cadence Virtuoso gpd045nm technology has been used to build and simulate the proposed ring oscillator, 3-stage, 5-stage, and 7-stage CMOS current starved VCO (CSVCO). The standard schematic diagram of 3-stage, 5-stage, and 7-stage CMOS current starved VCO (CSVCO) is shown in Figure 3, Figure 4, and Figure 5, respectively. Figure 5 shows the schematic symbol of 5-stage CSVCO. Figure 7 shows the transient response of the CSVCO at 0.9 V of the CSVCO at an offset frequency of 2.419 GHz. Figure 8, Figure 9, Figure 10, and Figure 11 show the power consumption, phase noise, PSS analysis and V-control versus frequency graph of 3-stage, 5-stage, 7-stage CSVCO respectively. Table. 2 shows the V-control versus frequency Table of 3, 5, 7 stages CSVCO.




(a)



(b)




(c)




(d)


Fig.7 Transient response of (a) 3-stage CSVCO, (b) 5-stage CSVCO, (c) 7-stage CSVCO, (d) Center frequency



(a)





(b)



(c)

Fig.8 Power Consumption (a) 3-stage CSVCO, (b) 5-stage, (c) 7-stage CSVCO









Fig.9 Phase noise (a) 3-stage CSVCO, (b) 5-stage CSVCO, (c) 7-stage CSVCO





(b)



(c)

Fig.10 Periodic steady state analysis (a) 3-stage CSVCO, (b) 5-stage CSVCO, (c) 7-stage CSVCO

Vcontrol (V)	3-Stage CSVCO	5-Stage CSVCO	7-Stage CSVCO
0.4	0.53	0.43	0.35
0.55	2.68	1.64	1.02
0.65	7.37	3.98	3.01
0.76	9.86	5.5	4.09
0.98	10.6	6.26	4.41
1.2	11.03	6.43	4.59




Fig.11 V-control verses Frequency Graph of 3-stage, 5-stage, 7-stage CSVCO

Table. 3 Comparative performance of CSVCO

Parameter	Technology (nm)	Voltage Supply (V)	Centre Frequency (GHz)	Power Consumption (mW)	Tuning Range (GHz)	Stages
[2]	90	1.1	2.0	0.765	"-"	13
[7]	28	1.0	2.0	0.370	0.025 to 0.200	5
[15]	500	5.0	0.025	0.817	0.001 to 0.026	9
[26]	90	1.0	6.22	0.368	4.22 to 6.22	3
[17]	90	1.8	0.015	2.150	0.007 to 0.016	7
[18]	180	1.8	2.138	3.140	0.109 to 2.148	5
[23]	45	1.0	3.22	0.100	1.5 to 3.22	5
This work	45	0.9	2.4	0.250	0.534 to 11.036	3
	45	0.9	2.4	0.254	0.433 to 6.43	5
	45	0.9	2.4	0.256	0.353 to 4.59	7

5. CONCLUSION

A low Power current starved ring VCO is developed using Cadence virtuoso gpd045nm CMOS technology to serve broad band applications such as ISM, GSM, 900MHz cellular, RFID, SCADA, wireless security cameras, wireless video transmitters, wireless security systems, PCS, and Bluetooth. The current starved inverter delay cell structure and current mirror are optimized for the VCO's frequency tuning range, which is increased while keeping a low amount of phase noise [40]. The frequency tuning ranges of the proposed 3-stage, 5-stage, and 7-stage CSVCOs are 534.25 MHz to 11.036 GHz, 433.52 MHz to 6.43 GHz, and 353.18 MHz to 4.59 GHz, respectively. Phase noise of the 3-stage, 5-stage, and 7-stage CSVCOs at 2.419 GHz was measured at 1 MHz offset to be -75.91 dBC/Hz, -76.38 dBC/Hz, and -79.934 dBC/Hz, respectively. At a 0.9 V supply, it was discovered that the power consumption of a 3-stage, 5-stage, and 7-stage CSVCO was 250.512 μ W, 254.642 μ W, and 255.977 μ W, respectively. In comparison to most designs performed using various CMOS technologies, the suggested VCO achieves wide tuning range and low power consumption, as demonstrated in Table 3. This study investigates the performance of multiple CS-VCO inverter stages of various sorts. According to the investigation, a 3-stage VCO uses less power than a 5- or 7-stage VCO and has poor phase noise performance than a 7-stage current-starved VCO. This performance analysis suggests using a 3-stage CS-VCO when power dissipation is the primary issue, but a 7-stage current starved VCO is used when better phase noise performance is required. VCO's higher oscillation frequency range makes it suitable for usage in ISM, Bluetooth, and GSM applications [41-45].

ACKNOWLEDGMENT

We appreciate Dr. S. S. Solanki, our department head, for his intellectual foresight and unceasing support. We also want to express our sincere appreciation to Professor Indranil Manna, vice chancellor of Birla Institute of Technology Mesra, for his leadership and meeting all our technical, material, and conceptual needs. Finally, I would like to thank the VLSI Design lab personnel for their unwavering work ethic and pleasant workplace.

REFERENCES

1. G. Almeida, Z. Yang, T. Dong, P. Mendes, Y. Wen and P. Li (2021), 0.13 μ m Low-Power CMOS Current Starved VCO for Vibration Energy Harvesters, IEEE Transactions on Electron Devices, 2167-2172 (Vol. 68). <https://doi.org/10.1109/TED.2021.3064909>
2. P. K. Rout, D. P. Acharya and G. Panda (2014), A Multiobjective Optimization Based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO, IEEE Transactions on Semiconductor Manufacturing, 43-50 (Vol. 27). <https://doi.org/10.1109/TSM.2013.2295423>
3. V. P. Yanambaka, S. P. Mohanty, E. Kougiannos, D. Ghai and G. Ghai (2017), Process Variation Analysis and Optimization of a FinFET-Based VCO, IEEE Transactions on Semiconductor Manufacturing, 126-134 (Vol. 30). <https://doi.org/10.1109/TSM.2017.2669314>
4. Q. M. Khan, L. Devaraj, M. Koohestani, A. R. Ruddle, M. Ramdani and R. Perdriau (2022), Synergistic Effect of Multitone EMI on the Conducted Immunity of Integrated Oscillators, IEEE Letters on Electromagnetic Compatibility Practice and Applications, 77-82 (Vol. 4). <https://doi.org/10.1109/LEMCPA.2022.3175433>
5. K. Kavyashree, D. S. Chandana, P. R. A. Bhat and B. G. Sangeetha (2020), Design and Analysis of Voltage Controlled Oscillators in 45nm CMOS Process, Proc. of 2nd International Conference on Innovative Mechanisms for Industry Applications (ICIMIA), 154-159 <https://doi.org/10.1109/ICIMIA48430.2020.9074893>
6. D. Sajotra, S. Dhariwal, R. S. Mishra, R. Gupta and V. K. Lamba (2018), Design and Simulation of Low Power Voltage Controlled Oscillator for Biomedical Applications, 2018 International Conference on Intelligent Circuits and Systems (ICICS), 138-142 <https://doi.org/10.1109/ICICS.2018.00038>
7. A. Asprilla, D. Cordova, Y. Deval, H. Lapuyade and F. Rivet (2021), 28nm FDSOI Ultra Low Power 1.5–2.0 GHz Factorial-DLL Frequency Synthesizer, IEEE Transactions on Circuits and Systems II: Express Briefs, 602-606 (Vol. 68). <https://doi.org/10.1109/TCSII.2020.3047464>
8. X. Zhang and A. B. Apsel (2011), A Low-Power, Process-and- Temperature- Compensated Ring Oscillator With Addition-Based Current Source, IEEE Transactions on Circuits and Systems I: Regular Papers, 868-878 (Vol. 58). <https://doi.org/10.1109/TCSI.2010.2092110>
9. B. Leung (2010), A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing, IEEE Transactions on Circuits and Systems I: Regular Papers, 2858-2869 (Vol. 57). <https://doi.org/10.1109/TCSI.2010.2052490>
10. M. Schramme, L. Van Brandt, D. Flandre and D. Bol (2022), Comprehensive Analytical Comparison of Ring Oscillators in FDSOI Technology: Current Starving Versus Back-Bias Control, IEEE Transactions on Circuits and Systems I: Regular Papers, 1883-1895 (Vol. 69). <https://doi.org/10.1109/TCSI.2022.3144527>
11. D. Ghai, S. P. Mohanty and E. Kougiannos (2009), Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study, IEEE Transactions on Very Large-Scale Integration (VLSI)

- Systems, 1339-1342 (Vol. 17).
<https://doi.org/10.1109/TVLSI.2008.2002046>
12. I. Vaisband, M. Azhar, E. G. Friedman and S. Köse (2014), Digitally Controlled Pulse Width Modulator for On-Chip Power Management, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 2527-2534 (Vol. 22).
<https://doi.org/10.1109/TVLSI.2013.2294402>
13. Y. Boulghassoul, L. W. Massengill, A. L. Sternberg and B. L. Bhuvu (2005), Effects of technology scaling on the SET sensitivity of RF CMOS Voltage-controlled oscillators, IEEE Transactions on Nuclear Science, 2426-2432 (Vol. 52).
<https://doi.org/10.1109/TNS.2005.860739>
14. Q. M. Khan et al. (2022), Experimental Characterization of Multitone EM Immunity of Integrated Oscillators Under Thermal Stress, IEEE Access, 83898-83915 (Vol. 10).
<https://doi.org/10.1109/ACCESS.2022.3197659>
15. T. -H. Lee and P. A. Abshire (2016), Frequency-Boost Jitter Reduction for Voltage-Controlled Ring Oscillators, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 3156-3168 (Vol. 24).
<https://doi.org/10.1109/TVLSI.2016.2541718>
16. Y. S. Hwang, C. M. Kung, H. C. Lin and J. J. Chen (2009), Low-sensitivity, low-bounce, high-linearity current-controlled oscillator suitable for single-supply mixed-mode instrumentation system, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, 254-262 (Vol. 56).
<https://doi.org/10.1109/TUFFC.2009.1034>
17. A. P. Chavan, S. Manohar Ranasubhe, N. Rohit and H. V. Ravish Aradhya (2020), A 2.5mW Low-Power Dual VCO Quantizer for Σ - Δ Modulator in 0.09 μ m CMOS, 2020 IEEE VLSI Device Circuit and System (VLSI DCS), 479-483,
<https://doi.org/10.1109/VLSIDCS47293.2020.9179869>
18. K. Peepra and R. C. Gurjar (2018), A Linear Current Starved Voltage Controlled Ring Oscillator with Wide Tuning Range Using 180nm CMOS Technology, 2018 International Conference on Recent Innovations in Electrical, Electronics & Communication Engineering (ICRIEECE), 2925-2928.
<https://doi.org/10.1109/ICRIEECE44171.2018.9008640>
19. S. K. Saw and V. Nath (2015), A low power low noise current starved CMOS VCO for PLL, International Conference on Computing, Communication & Automation, 1252-1255.
<https://doi.org/10.1109/CCAA.2015.7148611>
20. S. Suman, K. G. Sharma and P. K. Ghosh (2016), Analysis and design of current starved ring VCO, 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), 3222-3227.
<https://doi.org/10.1109/ICEEOT.2016.7755299>
21. K. Peepra and R. C. Gurjar (2018), A Linear Current Starved Voltage Controlled Ring Oscillator with Wide Tuning Range Using 180nm CMOS Technology, 2018 International Conference on Recent Innovations in Electrical, Electronics & Communication Engineering (ICRIEECE), 2925-2928.
<https://doi.org/10.1109/ICRIEECE44171.2018.9008640>
22. K. Das, N. Pradhan, V. Kumar and S. K. Jana (2020), Comparison and Performance Analysis of Ring Oscillators and Current-Starved VCO in 180-nm CMOS Technology, 2020 International Symposium on Devices, Circuits and Systems (ISDCS), 1-4.
<https://doi.org/10.1109/ISDCS49393.2020.9263006>
23. S. Sankhyan, A. Raman and R. Ranjan (2020), Current Starved Ring Voltage Control Oscillator for High Frequency and Low Power Application, 2020 IEEE 7th Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON), 1-4.
<https://doi.org/10.1109/UPCON50219.2020.9376442>
24. C. Shekhar and S. Qureshi (2018), Design and Analysis of Current Starved VCO Targeting SCL 180 nm CMOS Process, 2018 IEEE International Symposium on Smart Electronic Systems (ISES) (Formerly INIS), 86-89.
<https://doi.org/10.1109/iSES.2018.00027>
25. S. D (2021), Compact Altered Current Starved CMOS VCO in 130 nm with Broad Linear Tuning and Ultra-Low Power Dissipation, 2021 5th International Conference on Electronics, Materials Engineering & Nanotechnology (IEMENTech), 1-4.
<https://doi.org/10.1109/IEMENTech53263.2021.9614913>
26. F. Yasmin, A. Basak, M. Mahin and M. T. Amin (2019), MOS Capacitance Based 3-Stage Current Starved Ring VCO for Wireless Applications, 2019 International Conference on Electrical, Computer and Communication Engineering (ECCE), 1-5.
<https://doi.org/10.1109/ECACE.2019.8679192>
27. J. K. Panigrahi, D. P. Acharya and U. Nanda (2022), Performance Analysis of Dual Threshold CMOS based Current Starved Voltage Controlled Oscillator - A Review, 2022 2nd International Conference on Artificial Intelligence and Signal Processing (AISP), 1-4.
<https://doi.org/10.1109/AISP53593.2022.9760622>
28. R. A. WaLunj, S. D. Pable and G. K. Kharate (2018), Design of Robust Ultra-Low Power CMOS Voltage Controlled Ring Oscillator with Enhanced Performance, 2018 International Conference on Advances in Communication and Computing

- Technology (ICACCT), 235-239.
<https://doi.org/10.1109/ICACCT.2018.8529360>
29. A. B. Khan, J. Cardenas, L. Chen, M. Khan and A. Qureshi (2019), A Low Power and Low Noise Voltage-Controlled Oscillator in 28-nm FDSOI Technology for Wireless Communication Applications, 2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE), 1-5.
<https://doi.org/10.1109/CCECE.2019.8861796>
30. M. Schramme, L. Van Brandt, D. Flandre and D. Bol (2022), Comprehensive Analytical Comparison of Ring Oscillators in FDSOI Technology: Current Starving Versus Back-Bias Control, IEEE Transactions on Circuits and Systems I: Regular Papers, 1883-1895 (Vol. 69). <https://doi.org/10.1109/TCSI.2022.3144527>
31. N. O. Adesina, M. A. U. Khan and J. Xu (2021), Modeling the Effects of SBD, HCI, and NBTI in CMOS Voltage Controlled Oscillator Design for PLL Applications, 2021 IEEE 12th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON), 0720-0725.
<https://doi.org/10.1109/IEMCON53756.2021.9623166>
32. I. Skeledžija, J. Mikulić and A. Barić (2021), 200-MHz and 400-MHz Self-Biased Temperature-Compensated Ring Oscillators in 180-nm CMOS Technology, 2021 44th International Convention on Information, Communication and Electronic Technology (MIPRO), 113-118.
<https://doi.org/10.23919/MIPRO52101.2021.9597170>
33. R. H. Bhandari, S. Kotabagi, A. Nayak, S. Netagal and S. Kamalakar (2021), A Novel Temperature Compensated On-chip Current Starved Ring Oscillator, 2021 IEEE 18th India Council International Conference (INDICON), 1-6.
<https://doi.org/10.1109/INDICON52576.2021.9691709>
34. M. Z. Jahangir and C. S. Paidimarry (2023), Design of a Novel Charge Pump based Current Starved Ring Oscillator with Reduced Phase Noise, 2023 International Conference for Advancement in Technology (ICONAT), 1-3.
<https://doi.org/10.1109/ICONAT57137.2023.10080315>
35. G. F. F. Almeida, Z. Yang, P. M. Mendes and T. Dong (2020), A CMOS Current Starved VCO for Energy Harvesting applications, 2020 International Conference on Computing, Electronics & Communications Engineering (ICCECE), 205-210.
<https://doi.org/10.1109/ICCECE49321.2020.9231172>
36. R. Agarwal and M. Kumar (2022), A Comparative Study on Performance Validation of Ring Oscillator for UWB & Low Power, 2022 IEEE 6th Conference on Information and Communication Technology (CICT), 1-5.
<https://doi.org/10.1109/CICT56698.2022.9997979>
37. P. Srikrum, P. Ambalathankandy, M. Motomura and M. Ikebe (2023), A 0.5 V Modified Pseudo-Differential Current-Starved Ring-VCO with Linearity Improvement for IoT Devices, 2023 International Electrical Engineering Congress (IEECON), 219-223.
<https://doi.org/10.1109/IEECON56657.2023.10126919>
38. D. Buddha, U. Nanda and B. Jena (2022), Performance analysis of CSVCO using CMOS and Beyond CMOS Technologies - A Review, 2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON), 1-6.
<https://doi.org/10.1109/EDKCON56221.2022.10032927>
39. J. Wu, H. -M. Leong, Y. Jiang, M. -K. Law, P. -I. Mak and R. P. Martins (2021), A Fully Integrated 10-V Pulse Driver Using Multiband Pulse-Frequency Modulation in 65-nm CMOS, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 1665-1669 (Vol. 29).
<https://doi.org/10.1109/TVLSI.2021.3092066>
40. A. Mishra and I. P. Singh (2018), Performance Comparison of Different Inverter Stages CS-VCO in 0.18 μ m CMOS Technology, 2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 648-652.
<https://doi.org/10.1109/ICPEICES.2018.8897292>
41. T. S Reddy, K.A. M Junaid, Y. Sukhi and Y. Jeyashree and P. Kavitha and V. Nath (2023), Analysis and design of wind energy conversion with storage system. e-Prime - Advances in Electrical Engineering, Electronics and Energy 100206(Vol. 5). <https://doi.org/10.1016/j.prime.2023.100206>
42. D. Sharma, A. Rai, S. Debbarma, O. Prakash, M K Ojha and V. Nath (2023), Design and Optimization of 4-Bit Array Multiplier with Adiabatic Logic Using 65 nm CMOS Technologies, IETE Journal of Research, 1-14. <https://doi.org/10.1080/03772063.2023.2204857>
43. J. Tirkey, S. Dwivedi, S. K. Surshtetty, T. S. Reddy, M. Kumar, and V. Nath. (2023), An Ultra Low Power CMOS Sigma Delta ADC Modulator for System-On-Chip (SoC) Micro-Electromechanical Systems (MEMS) Sensors for Aerospace Applications. International Journal of Microsystems and IoT, 26-34(Vol.1). <https://doi.org/10.5281/zenodo.8186894>
44. D. Sharma, N. Shylashree, R. Prasad, and V. Nath. (2023), Analysis of Programmable Gain Instrumentation Amplifier. International Journal of Microsystems and IoT, 41-47(Vol. 1). <https://doi.org/10.5281/zenodo.8191366>

AUTHORS



Nikhat Anjum received her bachelor's degree in Electronics and Communication Engineering from Institution of Engineers India (IEI), Kolkata, India, in 2011 and master's in technology in Electronics and Communication Engineering from Synergy Institute of Engineering and

Technology, Dhenkanal, Odisha, in the year 2016. She is currently working towards a PhD degree in Electronics and Communication Engineering at Birla Institute of Technology, Mesra, Ranchi. Her research interests are microelectronics, low power very large-scale integration design, application-specific integrated circuit design, embedded system design.

E-mail: phdec10002.22@bitmesra.ac.in

<https://orcid.org/0009-0009-3298-5805>



Vimal Kumar Singh Yadav (Member, IEEE) received the BTech (Hons.) degree in electronics and communication engineering from Uttar Pradesh Technical University, India, in 2011, the MTech. degree from Tezpur University, Assam, India, in 2014, and the PhD degree from the Department of Electronics and

Electrical Engineering, Indian Institute of Technology Guwahati, Assam, in 2020. He has worked with the Centre for Nanotechnology, IIT Guwahati, as a Senior Research Fellow, for two years. He has worked as an Assistant Professor with the Department of Electronics and Communication Engineering, Birla Institute of Technology Mesra, Ranchi, Jharkhand, since September 2021 to April 2023. He is currently working as an Assistant Professor with the Department of Electronics and Communication Engineering, Motilal Nehru Institute of Technology Allahabad, Prayagraj. His research experience lies in the field of printed nanoelectronics, sensors, device fabrication, modelling, and simulation, nanobiotechnology, and magnetic devices.

E-mail: vksyadav@mnnit.ac.in

<https://orcid.org/0000-0002-8987-9570>



Vijay Nath received his BSc degree in physics from DDU University Gorakhpur, India in 1998 and PG Diploma in computer networking from MMM University of Technology Gorakhpur, India in 1999 and MSc degree in electronics from

DDU University Gorakhpur, India in 2001 and PhD degree in electronics from Dr. Ram Manohar Lohiya Avadh University Ayodhya, India in 2008. His areas of interest are low power very large-scale integration design, application-specific integrated circuit design, embedded system design, internet of things, artificial intelligence & machine learning, and computational intelligence.

Corresponding Author

E-mail: vijaynath@bitmesra.ac.in

<https://orcid.org/0000-0002-2601-1627>